Europe/Paris
Projects

FPGA Baseband Pipeline for SDR

March 14, 2026
Implemented deterministic-latency DSP stages (NCO, mixer, CIC/FIR decimation, matched filtering, synchronization loops) with bit-accurate validation against floating-point reference models.
FPGA Baseband Pipeline for SDR